

PLS100/PLS101 Field-Programmable Logic Array ($16 \times 48 \times 8$)

Signetics Programmable Logic
Product Specification

Application Specific Products • Series 28

DESCRIPTION

The PLS100 (Tri-state) and PLS101 (Open Collector) are bipolar, fuse Programmable Logic Arrays (FPLAs). Each device utilizes the standard AND/OR/Invert architecture to directly implement custom sum of product logic equations.

Each device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 16 inputs can be ANDed together to comprise one P-term. All 48 P-terms can be selectively ORed to each output.

The PLS100 and PLS101 are fully TTL compatible, and chip enable control for expansion of input variables and output inhibit. They feature either Open Collector or Tri-state outputs for ease of expansion of product terms and application in bus-organized systems.

Order codes are contained on the pages following.


FEATURES

- Field-Programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- I/O propagation delay: 50ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: $-100\mu A$ (max.)
- Chip Enable input
- Output option:
 - PLS100: Tri-state
 - PLS101: Open-Collector
- Output disable function:
 - Tri-state: Hi-Z
 - Open-Collector: High

APPLICATIONS


- CRT display systems
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Data security encoders
- Fault detectors
- Frequency synthesizers
- 16-bit to 8-bit bus interface
- Random logic replacement

PIN CONFIGURATIONS



6

FUNCTIONAL DIAGRAM



LOGIC FUNCTION

TYPICAL PRODUCT TERM:
 $P_n = A \cdot B \cdot C \cdot D \dots$

TYPICAL LOGIC FUNCTION:
AT OUTPUT POLARITY = H
 $Z = P_0 + P_1 + P_2 \dots$

AT OUTPUT POLARITY = L
 $Z = \overline{P_0} \cdot \overline{P_1} \cdot \overline{P_2} \dots$


NOTES:

1. For each of the 8 outputs, either function Z (Active-High) or $\overline{Z}$ (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR gates.
2. Z, A, B, C, etc. are user defined connections to fixed inputs (I) and output pins (O).

Field-Programmable Logic Array ($16 \times 48 \times 8$)

PLS100/PLS101

FPLA LOGIC DIAGRAM



Field-Programmable Logic Array (16 × 48 × 8)

PLS100/PLS101

ORDERING INFORMATION

DESCRIPTION	TRI-STATE	OPEN-COLLECTOR
28-pin Plastic DIP 600mil-wide	PLS100N	PLS101N
28-pin Plastic Leadless Chip Carrier	PLS100A	PLS101A

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATING		UNIT
		Min	Max	
V _{CC}	Supply voltage		+ 7	V _{DC}
V _{IN}	Input voltage		+ 5.5	V _{DC}
V _{OUT}	Output voltage		+ 5.5	V _{DC}
I _{IN}	Input currents	-30	+ 30	mA
I _{OUT}	Output currents		+ 100	mA
T _A T _{STG}	Temperature range Operating Storage	0 -65	+ 75 + 150	°C

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

The PLS100 device is also processed to military requirements for operation over the military temperature range. For specifications and ordering information consult the Signetics Military Data Book.

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ ²	Max	
Input voltage ³						
V _{IH} V _{IL} V _{IC}	High Low Clamp ^{3,4}	V _{CC} = Max V _{CC} = Min V _{CC} = Min, I _{IN} = -12mA	2		0.8 -1.2	V
Output voltage ³						
V _{OH} V _{OL}	High (PLS100) ⁵ Low ⁶	V _{CC} = Min I _{OH} = -2mA I _{OL} = 9.6mA	2.4	0.35	0.45	V
Input current						
I _{IH} I _{IL}	High Low	V _{IN} = 5.5V V _{IN} = 0.45V		< 1 -10	25 -100	μA
Output current						
I _{O(OFF)}	Hi-Z state (PLS100)	CE = High, V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V		1 -1	40 -40	μA
I _{OS}	Short circuit (PLS100) ^{4,7}	CE = Low, V _{OUT} = 0V	-15		-70	mA
I _{CC}	V _{CC} supply current ⁸	V _{CC} = Max		120	170	mA
Capacitance						
C _{IN} C _{OUT}	Input Output	CE = High, V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		8 17		pF

Notes on following page.

Field-Programmable Logic Array (16 × 48 × 8)

PLS100/PLS101

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^\circ C \leq T_A \leq +75^\circ C$, $4.75V \leq V_{CC} \leq 5.25V$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ²	Max	
Propagation delay							
t _{PD}	Input	Output	Input		35	50	ns
t _{CE}	Chip enable	Output	Chip enable		15	30	ns
Disable time							
t _{CD}	Chip disable	Output	Chip enable		15	30	ns

NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- All values are at $V_{CC} = 5V$, $T_A = +25^\circ C$.
- All voltage values are with respect to network ground terminal.
- Test one pin at a time.
- Measured with V_{IL} applied to $\overline{CE}$ and a logic high stored.
- Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied through a resistor to V_{CC} .
- Duration of short circuit should not exceed 1 second.
- t_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

Field-Programmable Logic Array (16 × 48 × 8)

PLS100/PLS101


LOGIC PROGRAMMING

The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term S_n , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


OUTPUT POLARITY - (F)



"AND" ARRAY - (I)



"OR" ARRAY - (F)




NOTES:

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P_n .
2. Any gate P_n will be unconditionally inhibited if any one of its (I) link pairs is left intact.


Field-Programmable Logic Array ($16 \times 48 \times 8$)

PLS100/PLS101


TEST LOAD CIRCUIT



TIMING DIAGRAM



VOLTAGE WAVEFORM



TIMING DEFINITIONS

- t_{CE} Delay between beginning of Chip Enable low (with Input valid) and when Data Output becomes valid.
- t_{CD} Delay between when Chip Enable becomes High and Data Output is in off state (Hi-Z or High).
- t_{PD} Delay between beginning of valid Input (with Chip Enable Low) and when Data Output becomes valid.

VIRGIN STATE

The PLS100/101 virgin devices are factory shipped in an unprogrammed state, with all fuses intact, such that:

1. All P_n terms are disabled (inactive).
2. All P_n terms are active on all outputs.
3. All outputs are Active-High.

**Field-Programmable Logic
Array (16 × 48 × 8)**

PLS100/PLS101

FPLA PROGRAM TABLE

[illegible]